## LSI LOGIC CORPORATION

## General

The LL3000 series of silicon-gate HCMOS logic arrays from LSI LOGIC CORPORATION is a family of ten arrays with complexities ranging from 272 to 2550 blocks and pin counts ranging from 36 to 104. Each block is equivalent to a 2 -input NAND gate. The LL3000 series uses 3.5 micron HCMOS technology with single-level metal interconnection and offers HTTL and better-than-LSTTL speeds at CMOS power consumption and noise margins.

The speeds and densities of the LL3000 series make it suitable for a variety of cost-effective applications. The smaller arrays can be used for replacement of TTL and CMOS MSI/SSI logic in medium-speed (HTTL and LSTTL) applications and for simple functions such as a priority encoder or a UART. The larger members can be used for more complex and intelligent functions such as a channel controller, a programmable vectoring interrupt controller, a display interface, etc.

## Features

- Silicon-gate 3.5 -micron (drawn) HCMOS technology
- Single-layer metal interconnection
- HTTL and LSTTL speeds-5 ns through a 2 -input NAND gate and interconnection, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, fanout $=2, V_{D D}=5 \mathrm{~V}$
- Optimal block structure of 2 N and 2 P transistors
- Complexities ranging from 272 to 2550 blocks
- Pin counts ranging up to 104
- Fully supported by LDS ${ }^{\text {TM }}$ (LSI Design System)
- Extensive macrocell and macrofunction libraries
- All non-power pads configurable as inputs, outputs or bidirectional
- TTL/CMOS I/O compatibility
- Configurable output drive up to 4.8 mA
- All inputs and outputs protected from overvoltage and latch-up
- Full Military capability
- Ceramic and plastic packages
- LL3110Q evaluation device available

Product Outline

|  |  |  |  |  |  | Max |  | (ns) ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Device <br> Number | Complexity | I/O | Pads | Pads | Pads | Typ | Max ${ }^{2}$ |
| 130 | LL3020 | 272 | 32 | 1 | 3 | 36 | 5.0 | 9.0 |
| 31 | LL3030 | 342 | 36 | 1 | 3 | 40 | 5.0 | 9.0 |
| 31 | LL3040 | 420 | 40 | 1 | 3 | 44 | 5.0 | 9.0 |
| -reys | LL3040 | 600 | 48 | 1 | 3 | 52 | 5.0 | 9.0 |
| (1915 | LL3060 | 812 | 56 | 1 | 3 | 60 | 5.0 | 9.0 |
| 91/4, ${ }^{1 / 4}$ | LL3080 |  | 64 | 1 | 3 | 68 | 5.0 | 9.0 |
| 49135 | LL3110 | 1056 |  |  | 3 | 76 | 5.0 | 9.0 |
| $19: 36$ | LL3130 | 1332 | 72 | 1 | 3 | 86 | 5.0 | 9.0 |
| ,19137 | LL3170 | 1722 | 82 | 1 | 3 | 86 |  |  |
| , 45138 | LL3210 | 2162 | 92 | 1 | 3 | 96 |  |  |
|  | LL3250 | 2550 | 100 | 1 | 3 | 104 | 5.0 | 9.0 |

Notes: 1. 2-input NAND gate, fanout $=2$, statistically necessary metal interconnection
2. $T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$
3. It may be necessary to configure additional I/O pads for $V_{D D}$ and $V_{S S}$, depending on the number and drive of the output buffers. See section on ' $V_{D D}$ and $V_{S S}$ Requirements'.

## Silicon-Gate HCMOS Logic Arrays

## Product Description

The LL3000 series of arrays are manufactured using a proven 3.5 -micron, oxide-isolated silicon-gate HCMOS fabrication process. The low parasitic capacitance of the oxide-isolated devices and their small channel geometries provide high speeds. Propagation delays through a 2 -input NAND gate average 5 ns for a fanout of 2 , an ambient temperature of $25^{\circ} \mathrm{C}$, and $5 \mathrm{~V} \pm 5 \%$ power supply voltage. A single layer of metal is used for interconnection.

## Macrocells

The arrays consist of columns of blocks in the core region, 1/O buffers around the periphery, and wiring channels in-between. The typical organization is shown in Figure 1. Each block consists of 2 N and

2 P transistors. Thus, a block can implement complete basic functions such as a 2 -input NAND or 2 -input NOR gate. Array complexities are stated in terms of the number of blocks, or equivalently, 2-input NAND gates. The individual N - and P-transistors in a block are not pre-connected. They can be configured into a variety of logic elements such as exclusive-OR gates or flip-flops using unique metal interconnections. These elements are called macrocells. The LL3000 series macrocell library contains over 100 macrocells with new elements being defined regularly. The 'A.C. Characteristics' section lists some of the commonly used macrocells, their propagation delays, and their complexity measured in blocks or 2 -input NAND equivalent gates.


## Macrocells For Level-Sensitive Scan Design

The LL3000 series macrocell libraries also contain macrocells needed to support scan testing. Scan testing simply involves the capability to serially shift the contents of all internal flip-flops off-chip in a test mode. (See LSI LOGIC Application Note A32 on
'Testing Logic Arrays' for more details). All that is required to select scan-testable storage logic elements is to add an ' $S$ ' suffix to each applicable macrocell reference, and two input entries, Test Enable and Test Source, in the netlist. See Figure 2.


## Macrofunctions

Macrocells are the simplest building blocks available to the user. To specify his logic, the user builds elements of greater complexity from macrocells. These elements are called macrofunctions. Simple macrofunctions are in turn used to hierarchically build higher-level macrofunctions until the logic is completely specified.

For user convenience, a selection of macrofunctions hierarchically designed from macrocells is also available in the LL3000 series libraries. These macrofunctions implement generic functions such as counters, decoders, shift registers, etc., and are optimized for gate usage and performance characteristics. Under some circumstances, such as for upgrading existing products using 7400/4000 series MSI/SSI functions, or because of previous familiarity, designers may prefer to use $7400 / 4000$ series functions as building blocks. LSI LOGIC also provides a selection of these elements. Overall, over two hundred macrofunctions are available in the LL3000 series library, and new ones are added regularly. Table 1 lists some representative macrofunctions. Detailed information on available macrocells and macrofunctions is provided in other LSI LOGIC publications.

## 1/O Buffers

Each I/O buffer around the perimeter of the chip consists of an input protection circuit and large N and P-channel transistors for driving off-chip loads. One dedicated power pad and three dedicated ground pads are provided. All the remaining peripheral blocks can be used as input, output, bidirectional three-state, power, or ground pads. If necessary, they can even be used to buffer heavily loaded internal signals. Further flexibility is available in the use of pull-ups/pull-downs, and choice of input levels and current drive:

- All I/O pads have pull-up and pull-down resistors available (typically 50 kohm ).
- Standard output drive capability is $1.6 \mathrm{~mA},(4$ LSTTL or 1 standard TTL load). Additional drive may be obtained by connecting two ( 3.2 mA ) or three $(4.8 \mathrm{~mA})$ drivers in parallel on-chip.
- Three input voltage level options are available on any input/output pin. CMOS input buffers provide standard 1.5 and 3.5 volt input levels for $V_{D D}=5 \mathrm{~V}$. In general, the input levels are $0.3 \mathrm{~V}_{D D}$ and 0.7 V VD. At $V_{D D}=5 \mathrm{~V}$, TTL input buffers provide standard 0.8 and 2.0 volt ( 2.25 volt on industrial and military devices) input levels. Schmitt trigger inputs provide 1.5 volts of hysteresis. See the 'D.C. Characteristics' section for more details.


## ADDERS

Full adder
2-bit binary full adder similar to 7482
COMPARATORS
4-bit magnitude comparator similar to 7485
8-bit equality comparator

## PARITY GENERATORS

8-bit odd parity detector

## REGISTERS

8-bit data latch
8-bit data register, clear direct
4-bit shift register, sync parallel load and clear
4-bit shift register, async parallel load

## COUNTERS

Binary, BCD, Gray and Johnson counters in a variety of configurations
Large modulo counters

## CLOCK GENERATORS

Two-phase clock generator, buffered

## DECODERS

2-to-4 decoders
3-to-8 decoders
4-to-10 decoders

Table 1: Representative Macrofunctions Available in the LL3000 Series

## Silicon-Gate HCMOS Logic Arrays

- All I/O's are protected against over-voltage and latch-up.


## Propagation Delays

Propagation delays of the LL3000 series logic elements are a function of several factors:

- fanout,
- interconnection routing,
- junction temperature,
- supply voltage,
- processing tolerance,
- input transition time, and
- input signal polarity.

The LDS design verifier program generates the propagation delays for all networks automatically once the network has been entered into the development system. Prior to layout, these values are based on the estimated interconnections. After layout, the program is re-run and final delay values based on actual interconnections are obtained.

Prior to availability of the network in computer format, approximate delay calculations may be used. This may be done as follows:

Propagation delays for some popular macrocells are shown in the 'A.C. Characteristics' section for nominal processing, 5 V operation, $25^{\circ} \mathrm{C}$ temperature and for various fanouts, with statistically estimated wirelengths.
The effect of temperature may be estimated from Figure 3. The maximum junction temperature will determine a temperature mulitiplier ( $\mathrm{K}_{\mathrm{T}}$ ). In CMOS technology, the junction temperature is usually close to the ambient temperature. Similarly, Figure 4 shows the effect of supply voltage (Kv). LSI LOGIC assumes a maximum of $40 \%$ variability resulting from all other factors including processing, or in other words, a factor of 1.4 for the worst-case multiplier for all other factors ( $\mathrm{K}_{\mathrm{O}}$ ).

The maximum propagation delay is:

$$
T_{M A X}=K_{O} \cdot K_{T} \cdot K_{V} \cdot T_{T Y P}
$$

A simple example will illustrate the technique.
The circuit of Figure 5 must operate over $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, and 4.75 V to 5.25 V power supply voltage. Using Figures 3 and 4 and the 1.4 Ko multiplier, we determine the worst-case maximum delay to be $1.4 \times 1.16 \times 1.07=1.74$ times the typical delay.



The FD3 flip-flop, driven by the signal AA, feeds an ND2 2-input NAND gate and three other loads. The ND2 drives a BTS1 three-state buffer directly. The BTS1 drives off-chip, through a PC board, and on to another array using a TLCHT input level shifter. The total capacitance at the output, interconnect, and input is 50 pF . The TLCHT drives the D input of an FD3 D flip-flop and two other loads. The delay characteristics of all the macrocells are tabulated in Table 2. The total clock-to-clock delay is 45.2 ns typical, 78.6 ns worst-case. LDS programs are used to obtain accurate delays after the logic has been entered into the system.

| Input Signal AA | $\begin{aligned} & \text { FD3 } \\ & F O=4 \end{aligned}$ | $\begin{aligned} & \mathrm{ND} 2 \\ & \mathrm{FO}=1 \end{aligned}$ | 3-state <br> Output <br> BTS1 $C_{L}=50 \mathrm{pF}$ | $\begin{aligned} & \mathrm{TLCHT} \\ & \mathrm{FO}=3 \end{aligned}$ | FD3 Set-up | Typical Path Delay | W.C. <br> Path <br> Delay |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Goes high | 19.0 | 1.9 | 12.0 | 11.3 | 1.0 | 45.2 | 78.6 |
| Goes low | 10.5 | 3.1 | 19.3 | 6.4 | 1.0 | 40.3 | 70.1 |

Table 2: Propagation Delay Calculation

## $V_{D D}$ and $V_{S S}$ Requirements

HCMOS is a fast technology rivaling bipolar HTTL and LSTTL speeds. High-speed operation places stringent requirements on the number of power and ground pins required to avoid current transients when the output buffers charge and discharge their output capacitance. One dedicated VDD and three dedicated VSS pads are provided on all members of the LL3000 series. Ordinarily, these are adequate for handling the current requirement of a design. In some cases, it may be necessary to configure additional I/O pads for VDD and VSS to support several high-drive outputs switching simultaneously at high speeds. For example, a transient current of 40 mA can be generated when a B1 buffer switches. If twenty B1 buffers switch simultaneously, an instantaneous current of 800 mA is generated through the Vss bus, bonding wire, package and out to the PC board. There are therefore guidelines on the number of $V_{S S}$ and $V_{D D}$ pins based on three factors:

- the drive capability of the buffer,
- the number of buffers switching simultaneously, and
- the location of power and ground pins relative to the outputs.
Each power and ground pad can support a maximum of 64 current units, where a current unit is the peak drive capability required for a single LS TTL load. Thus, the sum of the possible current units of all the outputs around a $V_{D D}$ or $V_{S S}$ pad should not exceed 64 current units. Output types can be mixed-high drive when needed, low drive when acceptable to reduce noise and power dissipation. Note that inputs are not taken into account since CMOS inputs sink and source minimal current. Table 3 summarizes the guidelines for the maximum number of output pads for a power or ground pad for each buffer type. Further, the 64 current units should be distributed as equally as possible on either side of the power or ground pad, i.e., no signal should be more than 32 current units away from a power or ground pad (see Figure 6).

| Buffer <br> Type | Drive <br> (LS TTL Loads) | Maximum Number of Output Pads <br> for a VDD or VSS Pad |
| :--- | :---: | :--- |
| B1 | 4 | 16 |
| B2 | 8 | 8 |
| B3 | 12 | 5 |

Table 3: Maximum Number of Output Pins for Each Buffer Type


## Power Dissipation

Power dissipation in CMOS circuits is made up of four basic elements.
The first is due to leakage. It constitutes the quiescent power dissipation and is essentially negligible (few micro-watts) for CMOS technology.
The second is D.C. current through ON transistors. This can be from a variety of sources:

- a low on an input with a pull-up resistor (all TTL inputs have 50 kohm nominal pull-up resistors),
- outputs which sink or source current,
- any unconnected inputs without a pull-up or pull-down,
- any internal gates whose inputs are floating (e.g., a data bus with all the lines disabled),
- inputs at worst-case levels, particularly TTL inputs at 2 volts.

Care should be exercised during logic design to make sure that there is a test condition in which all this D.C. current may be turned off, so that D.C. leakage may be easily measured.
The third source of power dissipation is due to overlap currents when the P - and N -transistors are switching from the high-to-low state or vice-versa. This contributes less than $10 \%$ of the power dissipated and occurs for the transition period when
$V_{T H}(N)<V_{I N}<V_{D D}-V_{T H}(P)$.
The fourth and the most important factor is the charging and discharging of circuit capacitance. The charging of a capacitor C to a voltage V through a P-channel device builds up a charge CV and stores energy $\mathrm{CV}^{2}$. This energy is later discharged through an N -channel transistor in the CMOS P-N pair. When such switching takes place at a frequency ' f ', the resulting power dissipated in the CMOS circuit is equivalent to $P=C V^{2}$ f. This A.C. power dissipation usually contributes in excess of $90 \%$ of the total power dissipated. Thus, the power dissipation in a CMOS circuit is essentially a function of the frequency and logic configuration. Each internal gate in the LL3000 series typically consumes 23 microwatts/gate/ MHz . Each I/O buffer, with its higher output capacitance and larger capacitive loads, consumes 25 microwatts///O/MHz/pF. The total power consumption is the sum of the power dissipated by all the gates and I/O buffers switching each cycle. For a specific design, it can be estimated as shown for the examples in Table 4. In our experience, even large arrays operating at high clock rates seldom dissipate more than 200 mW .

## Product Options Available

The LL3000 series is offered in a variety of operating temperature ranges and production processing flows. The following standard operating temperature ranges are offered:

| Parameter | Array Type |  |
| :---: | :---: | :---: |
|  | LL3110 | LL3250 |
| Number of available gates | 1056 | 2550 |
| Percentage of gates utilized (\%) | 85 | 75 |
| Number of gates utilized | 898 | 1913 |
| Number of gates switching each cycle (20\%) | 180 | 383 |
| Dissipation/gate/ MHz ( $\mu \mathrm{W}$ ) | 23 | 23 |
| Total core dissipation/ $\mathrm{MHz}(\mathrm{mW})$ | 4.1 | 9.8 |
| Number of available 1/O buffers | 64 | 100 |
| Percentage of 1/O buffers utilized as outputs (\%) | 50 | 50 |
| Number of I/O buffers utilized as outputs | 32 | 50 |
| Number of I/O outputs switching each cycle (20\%) | 6.4 | 10.0 |
| Dissipation/output buffer/ $\mathrm{MHz} / \mathrm{pF}(\mu \mathrm{W})$ | 25 | 25 |
| Output Capacitive Load (pF) | 50 | 50 |
| Dissipation/output buffer/ $\mathrm{MHz}(\mathrm{~mW})$ | 1.250 | 1.250 |
| Total output buffer dissipation $/ \mathrm{MHz}(\mathrm{mW})$ | 8.0 | 12.5 |
| Total dissipation/ $\mathrm{MHz}(\mathrm{mW}$ ) | 12.1 | 22.3 |
| Total dissipation at 5 MHz clock speed (mW) | 60.5 | 111.5 |
| Total dissipation at 10 MHz clock speed (mW) | 121.0 | 223.0 |

Table 4: Power Dissipation Calculation

- Military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
- Industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
- Commercial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

Other special temperature ranges are also available. Production flow options other than LSI LOGIC's standard commercial flow are available. The commercial flow consists of preparation of diffused wafers, metallization, wafer sort, wafer saw, optical die inspection, die attach, wire bonding, pre-seal visual inspection, seal, marking, temperature cycling, stabilization bake (plastic packages only), fine and gross leak (ceramic packages only), and final test. High-reliability processing included in the commercial flow consists of temperature cycling and stabilization bake. Burn-in and other high-reliability screening can be included to customer specifications. Full Mil 38510 qualification is available when required.

## Packaging

The LL3000 series of HCMOS arrays can be packaged in a variety of plastic and ceramic dual-in line packages, leadless and leaded chip carriers, and pin grid arrays. Plastic packages are not available for the full military temperature range. The compatibility chart of Table 5 shows the packages and pin counts available for the various members of the LL3000 series.

| Device Number | $\begin{aligned} & \text { Max } \\ & \text { Pins } \end{aligned}$ | Dual-in-line Packages |  | Chip Carriers |  | Pin Grid Arrays |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Plastic | Ceramic | Plastic | Ceramic |  |
| LL3020 | 36 | $16+$ | 16+ | - | 28+ | 64. |
| LL3030 | 40 | $16+$ | 16+ | - | $28+$ | 64 |
| LL3040 | 44 | $16+$ | 16+ | - | $28+$ | 64 |
| LL3060 | 52 | $16+$ | 16+ | - | $28+$ | 64, |
| LL3080 | 60 | 22+ | $22+$ | 68. | $28+$ | 64 |
| LL3110 | 68 | 22+ | 22+ | 68 | $28+$ | $64+$ |
| LL3130 | 76 | 22+ | 22+ | 68 | $28+$ | $64+$ |
| LL3170 | 86 | $24+$ | 24+ | 68 | 44+ | $64+$ |
| LL3210 | 96 | 24+ | 24+ | 68 | 44+ | $64+$ |
| LL3250 | 104 | 40+ | 24+ | 68 | 44+ | $64+$ |

Package families include:
Ceramic DIPs-24, 28, 40, 42, 48 and 64 leads
Plastic DIPs-24, 28, 40 and 48 leads
Ceramic chip carriers-28,44,52,68, 84 and 100 leads
Plastic chip carriers-68 and 84 leads
Ceramic Pin-grid arrays-64, 68, 84, 100 and 120 leads

Table 5: Package Selector Guide for the LL3000 Series

## LL31100 Evaluation Device

A potential user of the LL3000 series can, prior to design commencement, measure its performance under his unique system and environmental conditions. The LL3110Q contains a variety of logic functions such as 2 -, 3 -, or 4 -input NAND gates, 2 - or 4 -input NOR gates, output buffers with different drive capability, a variety of different flip-flops, inverters, TTL-to-CMOS level-shifters, etc. These functions are implemented in several different test circuits. Technology parameters such as propagation delays, power consumption, input/output characteristics, etc., can be measured under different conditions of loading, supply voltage, ambient temperature, etc. See the LL3110Q data sheet for more details.

## Getting Started on the Design

To get started on a logic array design, the following sequence of preliminary steps is suggested.

1. The complete system is partitioned into LSI building blocks. An effort should be made to minimize the I/O count when partitioning between user-defined VLSI. Each functional block to be implemented in a logic array is then converted to a logic schematic. The user can describe his logic using LSI LOGIC's macrofunction/macrocell libraries or $7400 / 4000$ series functions. The use of hierarchical design techniques on the LDS design system allows design expression at these various levels. Ultimately, when the logic is compiled on LDS, it is 'flattened' into macrocells. It is advisable
to structure the complete schematic as a set of functional sub-systems such as a 16 -bit ALU, a data receiver, a programmable timer or a register file, to allow comprehensible and easy hierarchical simulation.
2. The base clock frequency and the critical path timing is necessary to make the correct choice of technology. The $L \perp 3000$ series can support designs operating up to $10-15 \mathrm{MHz}$. The critical path timing is determined based on macrocell propagation delays (see the 'Propagation Delays' and 'A.C. Characteristics' sections). To verify the capability of a technology under the unique environmental and system conditions of a user application, an evaluation dorinn - le LL3110Q me
3. The next ste and $1 / \mathrm{O}$ requ complexity o equivalence $t$ LSI LOGIC $n$ Application N actually achie design depenc ments, as well For example, k
 inter-block int $\epsilon$ on, whereas wide, rule-of-thumb 1 the LL3080 to 7 ood if the design, alth tion can be achievec
4. Finally, a choice . .-., naunaye, temperature range, performance, etc., is made.

During all these steps, the customer usually consults LSI LOGIC to ensure compatibility and completeness.
A set of specifications is then submitted to LSI LOGIC. After their acceptance, the logic designer takes the one-week LDS training class and starts his design. The design process and the user interface to LDS are oriented towards the skills of a system designer rather than a semiconductor device or VLSI designer.
Alternatively, the customer can contract LSI LOGIC for a turnkey design.

## Design Support and Interface

The LDS System is used for logic specification, basic network verification (gate usage, I/O pad usage, average fanout per net, estimated automatic wireability), logic simulation and performance analysis, automatic placement and routing, resimulation with actual wire-lengths to verify the A.C. performance, mask P.G. tape generation and test tape generation. The basic design flow is outlined in Figure 7.


## Operating Characteristics

Absolute Maximum Ratings (Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Parameter | Symbol | Limits | Unit |
| :---: | :---: | :---: | :---: |
| DC Supply Voltage | $V_{D 0}$ | $-0.310+7$ | V |
| Input Voltage | V | $-0.310 \mathrm{~V}_{\mathrm{DO}}+03$ | V |
| DC Imput Cument | $\mathrm{I}_{1}$ | $\pm 10$ | mA |
| Storage Iemperature <br> Range (Ceramic) | $\mathrm{I}_{\mathrm{sig}}$ | $-6510+150$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature <br> Hange (Plastic) | $\mathrm{T}_{\mathrm{GH}}$ | $-4010+125$ | ${ }^{\circ} \mathrm{C}$ |

## DC Characteristics

Specified at $V_{D D}=5 \mathrm{~V} \pm 5 \%$ ambient temperature over the specified temperature range ${ }^{(1)}$

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Low Level Input Voltage ${ }^{(2)}$ TTL Inputs CMOS Levels |  |  |  | $\begin{aligned} & 0.8 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage ${ }^{(2)}$ <br> TTL Inputs, Commercial Temperature Range <br> TTL Inputs, Military and Industrial Temperature Range CMOS Levels |  | $\begin{aligned} & 2.0 \\ & 2.25 \\ & 3.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| $\mathrm{V}_{\top}+$ | Schmitt-Trigger, Positive-going Threshold |  |  | 3.0 | 4.0 | V |
| $V_{T}$ - | Schmitt-Trigger, Negative-going Threshold |  | 1.0 | 1.5 |  | V |
| Ј | Hysteresis, Schmitt Trigger |  | 1.0 | 1.5 |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| IIN | Input Current, CMOS, TTL Inputs Inputs with pull-down resistors CMOS inputs TTL Inputs \& Inputs with Pull-up Resistors | $\begin{aligned} & V_{I N}=V_{D D} \\ & V_{I N}=V_{D D} \\ & V_{I N}=V_{S S} \\ & V_{I N}=V_{S S} \end{aligned}$ | $\begin{aligned} & -10 \\ & -10 \end{aligned}$ | $\begin{gathered} \pm 1 \\ \\ 150 \\ \pm 1 \\ \pm 150 \end{gathered}$ | $10$ <br> 10 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| VOH | High Level Output Voltage $\begin{aligned} & \text { Type B1 } \\ & \text { Type B2 } \\ & \text { Type B3 } \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-1.6 \mathrm{~mA} \\ & \mathrm{IOH}=-3.2 \mathrm{~mA} \\ & \mathrm{IOH}=-4.8 \mathrm{~mA} \end{aligned}$ | 2.4 | 4.5 |  | V |
| Vol | Low Level Output Voltage <br> Type B1 <br> Type B2 ${ }^{(3)}$ <br> Type B3 ${ }^{(4)}$ | $\begin{aligned} & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{IOL}=3.2 \mathrm{~mA} \\ & \mathrm{IOL}=4.8 \mathrm{~mA} \end{aligned}$ |  | 0.2 | 0.4 | V |
| IOZ | Three-State Output Leakage Current | $\begin{gathered} \mathrm{VOH}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}} \\ \text { or } \mathrm{V}_{\mathrm{DD}} \end{gathered}$ | -10 | $\pm 1$ | 10 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{(5)}$ | $\begin{aligned} & V_{D D}=\operatorname{Max} V_{O}=V_{D D} \\ & V_{D D}=M a x, V_{O}=O V \end{aligned}$ | $\begin{aligned} & 25 \\ & -7 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 90 \\ -28 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| IDD | Quiescent Supply Current | $\begin{gathered} V_{I N}=V_{D D} \\ \text { or } V_{S S} \end{gathered}$ | User-Design Dependent |  |  |  |
| Cin | Input Capacitance | Any Input (6) | 5 |  |  | pF |
| Cout | Output Capacitance | Any Output (7) | 7 |  |  | pF |

## Notes:

1. Military temperature range is $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \pm 10 \%$ power supply (ceramic packages only);
Industrial temperature range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \pm 5 \%$ power supply;
Commercial temperature range is $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \pm 5 \%$ power supply.
2. In general, for any $V_{D O}$ between the allowable limits $(+3 V$ to $+6 \mathrm{~V}), V_{I L}=0.3 V_{D D}$ and $V_{I H}=0.7 V_{D D}$.
3. Requires two output pads.
4. Requires three output pads.
5. Type 5LS output. Output short circuit current for other outputs will scale. Not more than one output may be shorted at a time for a maximum duration of one second.
6. Not applicable to assigned bi-directional buffer (excluding package).
7. Output using single buffer structure (excluding package).

## AC Characteristics

$V_{D D}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$
Delays through interconnects, consisting of metal and polysilicon, are included in the propagation delays. Interconnect wirelengths are assumed from statistical distributions for given fanouts. (See note next page).

| Macrocell |  | Input Transition | Propagation Delays |  |  |  | Equivalent Gate Count |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $15 \mathrm{pF}$ | Outp <br> Capa <br> 50pF | Load ance 85pF | 100pF |  |  |
| UNIDIRECTIONAL BUFFERS |  |  |  |  |  |  |  |  |
| 3-state Output Buffer with 1.6mA Drive BTS1 |  | tPHL tple | $\begin{array}{r} 9.1 \\ 10.9 \end{array}$ | $\begin{aligned} & 12.0 \\ & 19.3 \end{aligned}$ | $\begin{aligned} & 14.6 \\ & 27.7 \end{aligned}$ | $\begin{aligned} & 15.7 \\ & 31.3 \end{aligned}$ |  | 5 |
| 3-state Output Buffer with 3.2 mA Drive BTS2, |  | $\overline{\mathrm{tPHL}}$ tpLH | $\begin{array}{r} 9.0 \\ 10.8 \end{array}$ | $\begin{aligned} & 10.8 \\ & 15.1 \end{aligned}$ | $\begin{aligned} & 12.3 \\ & 19.4 \end{aligned}$ | $\begin{aligned} & 12.8 \\ & 21.2 \end{aligned}$ |  | 5 |
| 3-state Output Buffer with 4.8mA Drive BTS3 |  | tPHL <br> tPLH | $\begin{array}{r} 9.2 \\ 11.7 \end{array}$ | $\begin{aligned} & 10.7 \\ & 14.7 \end{aligned}$ | $\begin{aligned} & 11.8 \\ & 17.6 \end{aligned}$ | $\begin{aligned} & 12.2 \\ & 18.8 \end{aligned}$ |  |  |
| OUTPUT BUFFERS |  |  |  |  |  |  |  |  |
| Output Buffer with 1.6mA Drive (B1. |  | tPHL tple | $\begin{aligned} & 6.2 \\ & 6.2 \end{aligned}$ | $\begin{array}{r} 9.2 \\ 14.7 \end{array}$ | $\begin{aligned} & 11.8 \\ & 23.2 \end{aligned}$ | $\begin{aligned} & 12.9 \\ & 26.8 \end{aligned}$ |  | 1 |
| Output Buffer with 3.2 mA Drive (B2) |  | $\begin{aligned} & \text { tPHL } \\ & \text { tPLH } \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 7.2 \\ & 8.6 \end{aligned}$ | $\begin{array}{r} 8.7 \\ 12.9 \end{array}$ | $\begin{array}{r} 9.2 \\ 14.7 \end{array}$ |  | 2 |
|  |  |  | 1 | 2 | $\begin{gathered} \text { Fanout } \\ 3 \end{gathered}$ | 4 | 8 |  |
| INPUT RECEIVERS |  |  |  |  |  |  |  |  |
| Input Buffer with CMOS Inputs : IBUF: |  | $\begin{aligned} & \text { tphL } \\ & \text { tpLH } \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.7 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 10.1 \\ & 12.6 \end{aligned}$ | $\begin{aligned} & 21.3 \\ & 32.1 \end{aligned}$ | 0 |
| Inverting Input Buffer with CMOS Inputs IBUFN) |  | $\begin{aligned} & \text { tphL } \\ & \text { tpLH } \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 6.7 \\ & 8.1 \end{aligned}$ | $\begin{array}{r} 8.9 \\ 11.0 \end{array}$ | $\begin{aligned} & 23.5 \\ & 27.3 \end{aligned}$ | 3 |
| Input Buffer with TTL Inputs TLCCHT, |  | $\begin{aligned} & \text { tphL } \\ & \text { tpLH } \end{aligned}$ | $\begin{aligned} & 8.6 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 9.6 \\ & 4.4 \end{aligned}$ | $\begin{array}{r} 11.3 \\ 6.4 \end{array}$ | $\begin{array}{r} 13.5 \\ 9.3 \end{array}$ | $\begin{aligned} & 25.0 \\ & 28.2 \end{aligned}$ | 3 |
| INTERNAL BUFFERS |  |  |  |  |  |  |  |  |
| Single Inverter (IVD ) |  | tPHL tple | $\begin{aligned} & 1.2 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 7.2 \end{aligned}$ | $\begin{array}{r} 6.0 \\ 10.2 \end{array}$ | $\begin{aligned} & 21.4 \\ & 29.9 \end{aligned}$ | 1 |
| Power Inverter IVP. |  | tphL tPLH | $\begin{aligned} & 1.0 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 5.9 \\ & 8.8 \end{aligned}$ | $\begin{aligned} & 20.7 \\ & 27.1 \end{aligned}$ | 1-2 |
| LOGIC GATES |  |  |  |  |  |  |  |  |
| 2-input NAND (ND2 |  | tPHL tpLH | $\begin{aligned} & 1.9 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 8.2 \end{aligned}$ | $\begin{array}{r} 7.6 \\ 11.5 \end{array}$ | $\begin{aligned} & 23.3 \\ & 30.4 \end{aligned}$ | 1-2 |
| 2-input NOR NR2 |  | $\begin{aligned} & \text { tPHL } \\ & \text { tPLH } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 2.3 \\ & 8.1 \end{aligned}$ | $\begin{array}{r} 3.9 \\ 12.1 \end{array}$ | $\begin{array}{r} 6.3 \\ 16.4 \end{array}$ | $\begin{aligned} & 21.4 \\ & 36.9 \\ & \hline \end{aligned}$ | 1-2 |
| 3-input NAND ND3 |  | tPHL tPLH | $\begin{aligned} & 2.8 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 8.6 \end{aligned}$ | $\begin{array}{r} 9.3 \\ 12.3 \end{array}$ | $\begin{aligned} & 25.6 \\ & 32.2 \end{aligned}$ | 2 |
| 3-input NOR NR3 |  | $\begin{aligned} & \text { tPHL } \\ & \text { tPLH } \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 8.9 \end{aligned}$ | $\begin{array}{r} 2.5 \\ 13.8 \end{array}$ | $\begin{array}{r} 4.2 \\ 19.1 \end{array}$ | $\begin{array}{r} 6.5 \\ 24.6 \end{array}$ | $\begin{aligned} & 21.7 \\ & 47.8 \\ & \hline \end{aligned}$ | 2 |
| FLIP-FLOPS |  |  |  |  |  |  |  |  |
| D Flip-flop with Set Direct, Clear Direct FD3 | Q QN | tpHL <br> tple <br> tphL <br> tpLH <br> ts <br> th | $\begin{array}{r} 7.0 \\ 8.5 \\ 10.0 \\ 10.5 \\ 1.0 \\ 1.0 \end{array}$ | $\begin{array}{r} 8.5 \\ 11.0 \\ 11.8 \\ 13.0 \\ 1.0 \\ 1.0 \end{array}$ | $\begin{array}{r} 10.0 \\ 15.0 \\ 14.0 \\ 16.5 \\ 1.0 \\ 1.0 \end{array}$ | $\begin{array}{r} 10.5 \\ 19.0 \\ 16.5 \\ 18.0 \\ 1.0 \\ 1.0 \end{array}$ | $\begin{array}{r} 29.0 \\ 38.5 \\ 31.0 \\ 41.0 \\ 1.0 \\ 1.0 \end{array}$ | 7 |

Note: Higher performance can be achieved through careful minimization of polysilicon in a selected number of nets during layout and routing. The user can specify up to fifteen very critical nets and thirty fanout critical nets during logic specification. The propagation speeds can be significantly improved in most cases, particularly for high fanouts.

## NOTES

