

Single-Byte-Opcode to Instruction Conversion table with columns 0-15 and rows 0-15.

Multi-Byte-Opcode to Instruction Conversion table with columns 0-15 and rows 0-15.

Hex and Decimal Conversion table with columns 0-15 and rows 0-15.

CB00-CBFF instruction codes and their descriptions.

Powers of Two table with columns 1-9 and rows 1-9.

Unsigned Comparisons table with columns A <= B, A = B, A >= B, A > B and rows JP C, YES, JP C, YES, JP Z, YES, JP NZ, YES, JP C, 3, JP NZ, YES.

Status Flags table with columns MSB and LSB and rows S, Z, H, P/V, N, C.

General Instruction Description (except shifts) table with columns ADC x, y, ADD x, y, AND x, A, BIT b, x, CALL c, x, CALL x, CCF, CP x, CPD, CPDR, CPI, CPDR, CPDR, CPL, DAA, DEC x, DJNZ d, EI, EX x, y, EXX, HALT, IM x, IN A, (n), IN r, (C), INC x, y, IND, INDR, INI, INIR, JP c, x, JP x, JR c, d, JR d, LD x, y, LDD, LDDR, LDH, LDHR, LDH, LDH, LDI, LDIR, NEG, NOP, OR x, y, OTDR, OTIR, OUT (C), r, OUT (n), m, OUTI, OUTD, POP x, PUSH x, PUSH x, RES b, x, RET (C), r, RET (n), m, RETI, RETN, RST x, SBC x, y, SCF, SET b, x, SUB x, y, XOR x, y.

ASCII Character Set table with columns MSD and LSD and rows 0-15.

Interrupts and Reset table with columns A11-20 and rows 1-20.

Registers table with columns main, alternate, special and rows A, B, D, H.

Registers table with columns A, B, D, H and rows A=Accumulator, F=Flags, I=Interrupt vector, R=Memory refresh.

Registers table with columns A, B, D, H and rows A=Accumulator, F=Flags, I=Interrupt vector, R=Memory refresh.

Registers table with columns A, B, D, H and rows A=Accumulator, F=Flags, I=Interrupt vector, R=Memory refresh.

Registers table with columns A, B, D, H and rows A=Accumulator, F=Flags, I=Interrupt vector, R=Memory refresh.

Registers table with columns A, B, D, H and rows A=Accumulator, F=Flags, I=Interrupt vector, R=Memory refresh.



# Z80 CPU

## MICROPROCESSOR INSTANT REFERENCE CARD

Example of reading instruction set tables: ADC A,A ... ADC A,- entry says to see table; table shows opcode 8F; 4 states; and flag code 'A' which is defined under 'Flag Codes'.  
ADC HL,BC ... 2 byte opcode is ED,4A; flag code is H; takes 15 states. CALL C, address ... opcode is DC followed by 2 byte address; flag code is Z; states are described by note 5.

### Instruction Set

Instruction	OpCode	Table	Address	LD	(IX+d),C	DD71d	Z19	
ADC A,-	A-	TABLE	A	LD	(IX+d),C	DD71d	Z19	
ADC HL,BC	HL,BC	ED4A	H15	LD	(IX+d),D	DD72d	Z19	
ADC HL,DE	HL,DE	ED5A	H15	LD	(IX+d),E	DD73d	Z19	
ADC HL,HL	HL,HL	ED6A	H15	LD	(IX+d),H	DD74d	Z19	
ADC HL,SP	HL,SP	ED7A	H15	LD	(IX+d),L	DD75d	Z19	
ADD A,-	A-	TABLE	A	LD	(IX+d),A	DD36aa	Z19	
ADD HL,BC	HL,BC	08	G11	LD	(Y+d),B	FD77d	Z19	
ADD HL,DE	HL,DE	10	G11	LD	(Y+d),D	FD78d	Z19	
ADD HL,HL	HL,HL	29	G11	LD	(Y+d),H	FD79d	Z19	
ADD HL,SP	HL,SP	39	G11	LD	(Y+d),L	FD7Ad	Z19	
ADD IX,BC	IX,BC	DD09	G15	LD	(Y+d),E	FD73d	Z19	
ADD IX,DE	IX,DE	DD19	G15	LD	(Y+d),H	FD74d	Z19	
ADD IX,HL	IX,HL	DD29	G15	LD	(Y+d),L	FD75d	Z19	
ADD IX,SP	IX,SP	DD39	G15	LD	(Y+d),n	FD36dn	Z19	
ADD IY,BC	IY,BC	FD09	G15	LD	(aa),A	32aa	Z13	
ADD IY,DE	IY,DE	FD19	G15	LD	(aa),BC	ED43aa	Z20	
ADD IY,HL	IY,HL	FD29	G15	LD	(aa),DE	ED53aa	Z20	
ADD IY,SP	IY,SP	FD39	G15	LD	(aa),HL	22aa	Z16	
AND -	-	TABLE	C	LD	(aa),IX	DD22aa	Z20	
AND A,-	A-	TABLE	V	LD	(aa),IY	FD22aa	Z20	
AND HL,BC	HL,BC	08	Z17	LD	(aa),SP	ED73aa	Z20	
AND HL,DE	HL,DE	10	Z(5)	LD	A,(BC)	0A	Z7	
AND HL,HL	HL,HL	29	Z(5)	LD	A,(DE)	1A	Z7	
AND HL,SP	HL,SP	39	Z(5)	LD	A,(aa)	3Aaa	Z13	
AND IX,BC	IX,BC	DD09	Z(5)	LD	A,I	ED57	U9	
AND IX,DE	IX,DE	DD19	Z(5)	LD	A,R	ED5F	U9	
AND IX,HL	IX,HL	DD29	Z(5)	LD	A,-	TABLE	Z	
AND IX,SP	IX,SP	DD39	Z(5)	LD	B,-	TABLE	Z	
AND IY,BC	IY,BC	FD09	Z(5)	LD	BC,(aa)	ED4Baa	Z20	
AND IY,DE	IY,DE	FD19	Z(5)	LD	BC,aa	01aa	Z10	
AND IY,HL	IY,HL	FD29	Z(5)	LD	C,-	TABLE	Z	
AND IY,SP	IY,SP	FD39	Z(5)	LD	D,-	TABLE	Z	
AND -	-	TABLE	T(1)	LD	DE,(aa)	ED5Baa	Z20	
AND HL,BC	HL,BC	08	T16	LD	DE,-	11aa	Z10	
AND HL,DE	HL,DE	10	M4	LD	E,-	TABLE	Z	
AND HL,HL	HL,HL	29	M4	LD	H,-	TABLE	Z	
AND HL,SP	HL,SP	39	M4	LD	HL,(aa)	2Aaa	Z16	
AND IX,BC	IX,BC	DD09	F11	LD	HL,aa	21aa	Z16	
AND IX,DE	IX,DE	DD19	F23	LD	I,A	ED47	Z9	
AND IX,HL	IX,HL	DD29	F23	LD	IX,(aa)	DD2Aaa	Z20	
AND IX,SP	IX,SP	DD39	F23	LD	I,aa	DD21aa	Z14	
AND IY,BC	IY,BC	FD09	F4	LD	IY,(aa)	FD2Aaa	Z20	
AND IY,DE	IY,DE	FD19	Z6	LD	IY,aa	FD21aa	Z14	
AND IY,HL	IY,HL	FD29	F4	LD	L,-	TABLE	Z	
AND IY,SP	IY,SP	FD39	F4	LD	R,A	ED4F	Z9	
AND -	-	TABLE	1B	LD	SP,(aa)	ED7Baa	Z20	
AND HL,BC	HL,BC	08	F4	LD	SP,HL	F9	Z6	
AND HL,DE	HL,DE	10	F4	LD	SP,IX	DDF9	Z10	
AND HL,HL	HL,HL	29	F4	LD	SP,IY	DDF9	Z10	
AND HL,SP	HL,SP	39	F4	LD	SP,aa	31aa	Z10	
AND IX,BC	IX,BC	DD09	Z10	LDD	EDA8	R16		
AND IX,DE	IX,DE	DD19	F4	LDD	EDB8	S(1)		
AND IX,HL	IX,HL	DD29	Z6	LDD	EDA0	R16		
AND IX,SP	IX,SP	DD39	Z6	LDD	EDB0	S(1)		
AND IY,BC	IY,BC	FD09	Z4	LDD	ED44	B8		
AND IY,DE	IY,DE	FD19	Z(2)	LDD	ED48	Z4		
AND IY,HL	IY,HL	FD29	Z(2)	LDD	00	Q(1)		
AND IY,SP	IY,SP	FD39	Z19	LDD	OR	TABLE	D	
AND -	-	TABLE	Z23	LDD	OTDR	EDBB	Q(1)	
AND HL,BC	HL,BC	08	Z23	LDD	OTIR	EDB3	Q(1)	
AND HL,DE	HL,DE	10	Z4	LDD	OUT	ED79	Z12	
AND HL,HL	HL,HL	29	Z4	LDD	OUT (C),A	ED41	Z12	
AND HL,SP	HL,SP	39	Z4	LDD	OUT (C),B	ED49	Z12	
AND IX,BC	IX,BC	DD09	Z4	LDD	OUT (C),C	ED49	Z12	
AND IX,DE	IX,DE	DD19	Z4	LDD	OUT (C),D	ED51	Z12	
AND IX,HL	IX,HL	DD29	Z8	LDD	OUT (C),E	ED59	Z12	
AND IX,SP	IX,SP	DD39	Z8	LDD	OUT (C),H	ED61	Z12	
AND IY,BC	IY,BC	FD09	Z8	LDD	OUT (C),L	ED69	Z12	
AND IY,DE	IY,DE	FD19	Z12	LDD	OUT (n),A	D3n	Z11	
AND IY,HL	IY,HL	FD29	Z12	LDD	OUTD	EDAB	P16	
AND IY,SP	IY,SP	FD39	Z12	LDD	OUTI	EDA3	P16	
AND -	-	TABLE	Z16	LDD	POP	F1	Z10	
AND HL,BC	HL,BC	08	Z16	LDD	POP BC	C1	Z10	
AND HL,DE	HL,DE	10	Z16	LDD	POP DE	D1	Z10	
AND HL,HL	HL,HL	29	Z16	LDD	POP HL	E1	Z10	
AND HL,SP	HL,SP	39	Z16	LDD	POP IY	DDE1	Z14	
AND IX,BC	IX,BC	DD09	Z14	LDD	POP IX	FDE1	Z14	
AND IX,DE	IX,DE	DD19	Z14	LDD	PUSH	BC	C5	
AND IX,HL	IX,HL	DD29	Z14	LDD	PUSH DE	F5	Z11	
AND IX,SP	IX,SP	DD39	Z14	LDD	PUSH HL	E5	Z11	
AND IY,BC	IY,BC	FD09	Z15	LDD	PUSH IX	DDE5	Z15	
AND IY,DE	IY,DE	FD19	Z15	LDD	PUSH IY	FDE5	Z15	
AND IY,HL	IY,HL	FD29	Z10	LDD	RES	-	TABLE	Z
AND IY,SP	IY,SP	FD39	Z10	LDD	RET	C9	Z10	
AND -	-	TABLE	Z14	LDD	RET C	D8	Z(4)	
AND HL,BC	HL,BC	08	Z14	LDD	RET M	F8	Z(4)	
AND HL,DE	HL,DE	10	Z14	LDD	RET NC	D0	Z(4)	
AND HL,HL	HL,HL	29	Z14	LDD	RET NZ	C0	Z(4)	
AND HL,SP	HL,SP	39	Z14	LDD	RET P	F0	Z(4)	
AND IX,BC	IX,BC	DD09	Z14	LDD	RET PE	E8	Z(4)	
AND IX,DE	IX,DE	DD19	Z14	LDD	RET PO	E0	Z(4)	
AND IX,HL	IX,HL	DD29	Z14	LDD	RET Z	C8	Z(4)	
AND IX,SP	IX,SP	DD39	Z14	LDD	RETI	ED4D	Z14	
AND IY,BC	IY,BC	FD09	Z14	LDD	RETn	ED45	Z14	
AND IY,DE	IY,DE	FD19	Z14	LDD	RL	TABLE	K	
AND IY,HL	IY,HL	FD29	Z14	LDD	RLA	-	TABLE	J4
AND IY,SP	IY,SP	FD39	Z14	LDD	RLC	-	TABLE	K
AND -	-	TABLE	Z18	LDD	RLCA	07	J4	
AND HL,BC	HL,BC	08	Z18	LDD	RLD	ED6F	L18	
AND HL,DE	HL,DE	10	Z18	LDD	RR	-	TABLE	K
AND HL,HL	HL,HL	29	Z18	LDD	RRA	1F	J4	
AND HL,SP	HL,SP	39	Z18	LDD	RRC	-	TABLE	K
AND IX,BC	IX,BC	DD09	Z18	LDD	RRA	1F	J4	
AND IX,DE	IX,DE	DD19	Z18	LDD	RRC	-	TABLE	K
AND IX,HL	IX,HL	DD29	Z18	LDD	RRA	1F	J4	
AND IX,SP	IX,SP	DD39	Z18	LDD	RRC	-	TABLE	K
AND IY,BC	IY,BC	FD09	Z18	LDD	RRA	1F	J4	
AND IY,DE	IY,DE	FD19	Z18	LDD	RRC	-	TABLE	K
AND IY,HL	IY,HL	FD29	Z18	LDD	RRA	1F	J4	
AND IY,SP	IY,SP	FD39	Z18	LDD	RRC	-	TABLE	K
AND -	-	TABLE	Z18	LDD	RRA	1F	J4	
AND HL,BC	HL,BC	08	Z18	LDD	RRA	1F	J4	
AND HL,DE	HL,DE	10	Z18	LDD	RRC	-	TABLE	K
AND HL,HL	HL,HL	29	Z18	LDD	RRA	1F	J4	
AND HL,SP	HL,SP	39	Z18	LDD	RRC	-	TABLE	K
AND IX,BC	IX,BC	DD09	Z18	LDD	RRA	1F	J4	
AND IX,DE	IX,DE	DD19	Z18	LDD	RRC	-	TABLE	K
AND IX,HL	IX,HL	DD29	Z18	LDD	RRA	1F	J4	
AND IX,SP	IX,SP	DD39	Z18	LDD	RRC	-	TABLE	K
AND IY,BC	IY,BC	FD09	Z18	LDD	RRA	1F	J4	
AND IY,DE	IY,DE	FD19	Z18	LDD	RRC	-	TABLE	K
AND IY,HL	IY,HL	FD29	Z18	LDD	RRA	1F	J4	
AND IY,SP	IY,SP	FD39	Z18	LDD	RRC	-	TABLE	K
AND -	-	TABLE	Z18	LDD	RRA	1F	J4	
AND HL,BC	HL,BC	08	Z18	LDD	RRA	1F	J4	
AND HL,DE	HL,DE	10	Z18	LDD	RRC	-	TABLE	K
AND HL,HL	HL,HL	29	Z18	LDD	RRA	1F	J4	
AND HL,SP	HL,SP	39	Z18	LDD	RRC	-	TABLE	K
AND IX,BC	IX,BC	DD09	Z18	LDD	RRA	1F	J4	
AND IX,DE	IX,DE	DD19	Z18	LDD	RRC	-	TABLE	K
AND IX,HL	IX,HL	DD29	Z18	LDD	RRA	1F	J4	
AND IX,SP	IX,SP	DD39	Z18	LDD	RRC	-	TABLE	K
AND IY,BC	IY,BC	FD09	Z18	LDD	RRA	1F	J4	
AND IY,DE	IY,DE	FD19	Z18	LDD	RRC	-	TABLE	K
AND IY,HL	IY,HL	FD29	Z18	LDD	RRA	1F	J4	
AND IY,SP	IY,SP	FD39	Z18	LDD	RRC	-	TABLE	K
AND -	-	TABLE	Z18	LDD	RRA	1F	J4	
AND HL,BC	HL,BC	08	Z18	LDD	RRA	1F	J4	
AND HL,DE	HL,DE	10	Z18	LDD	RRC	-	TABLE	K
AND HL,HL	HL,HL	29	Z18	LDD	RRA	1F	J4	
AND HL,SP	HL,SP	39	Z18	LDD	RRC	-	TABLE	K
AND IX,BC	IX,BC	DD09	Z18	LDD	RRA	1F	J4	
AND IX,DE	IX,DE	DD19	Z18	LDD	RRC	-	TABLE	K
AND IX,HL	IX,HL	DD29	Z18	LDD	RRA	1F	J4	
AND IX,SP	IX,SP	DD39	Z18	LDD	RRC	-	TABLE	K
AND IY,BC	IY,BC	FD09	Z18	LDD	RRA	1F	J4	
AND IY,DE	IY,DE	FD19	Z18	LDD	RRC	-	TABLE	K
AND IY,HL	IY,HL	FD29	Z18	LDD	RRA	1F	J4	
AND IY,SP	IY,SP	FD39	Z18	LDD	RRC	-	TABLE	K
AND -	-	TABLE	Z18	LDD	RRA	1F	J4	
AND HL,BC	HL,BC	08	Z18	LDD	RRA	1F	J4	
AND HL,DE	HL,DE	10	Z18	LDD	RRC	-	TABLE	K
AND HL,HL	HL,HL	29	Z18	LDD	RRA	1F	J4	
AND HL,SP	HL,SP	39	Z18	LDD	RRC	-	TABLE	K
AND IX,BC	IX,BC	DD09	Z18	LDD	RRA	1F	J4	
AND IX,DE	IX,DE	DD19	Z18	LDD	RRC	-	TABLE	K
AND IX,HL	IX,HL	DD29	Z18	LDD	RRA	1F	J4	
AND IX,SP	IX,SP	DD39	Z18	LDD	RRC	-	TABLE	K
AND IY,BC	IY,BC	FD09	Z18	LDD	RRA	1F	J4	
AND IY,DE	IY,DE	FD19	Z18	LDD	RRC	-	TABLE	K
AND IY,HL	IY,HL	FD29	Z18	LDD	RRA	1F	J4	
AND IY,SP	IY,SP	FD39	Z18	LDD	RRC	-	TABLE	K
AND -	-	TABLE	Z18	LDD	RRA	1F	J4	
AND HL,BC	HL,BC	08	Z18	LDD	RRA	1F	J4	
AND HL,DE	HL,DE	10	Z18	LDD	RRC	-	TABLE	K
AND HL,HL	HL,HL	29	Z18	LDD	RRA	1F	J4	
AND HL,SP	HL,SP	39	Z18	LDD	RRC	-	TABLE	K
AND IX,BC	IX,BC	DD09	Z18	LDD	RRA	1F	J4	
AND IX,DE	IX,DE	DD19	Z18	LDD	RRC	-	TABLE	K
AND IX,HL	IX,HL	DD29	Z18	LDD	RRA	1F	J4	
AND IX,SP	IX,SP	DD39	Z18	LDD	RRC	-	TABLE	K
AND IY,BC	IY,BC	FD09	Z18	LDD	RRA	1F	J4	
AND IY,DE	IY,DE	FD19	Z18	LDD	RRC	-	TABLE	K
AND IY,HL	IY,HL	FD29	Z18	LDD	RRA	1F	J4	
AND IY,SP	IY,SP	FD39	Z18	LDD	RRC	-	TABLE	K
AND -	-	TABLE	Z18	LDD	RRA	1F	J4	
AND HL,BC	HL,BC	08	Z18	LDD	RRA	1F	J4	
AND HL,DE	HL,DE	10	Z18	LDD	RRC	-	TABLE	K
AND HL,HL	HL,HL	29	Z18	LDD	RRA	1F	J4	
AND HL,SP	HL,SP	39	Z18	LDD	RRC	-	TABLE	K
AND IX,BC	IX,BC	DD09	Z18	LDD	RRA	1F	J4	
AND IX,DE	IX,DE	DD19	Z18	LDD	RRC	-	TABLE	K
AND IX,HL	IX,HL	DD29	Z18	LDD	RRA	1F	J4	
AND IX,SP	IX,SP	DD39	Z18	LDD	RRC	-	TABLE	K
AND IY,BC	IY,BC	FD09	Z18	LDD	RRA	1F	J4	
AND IY,DE	IY,DE	FD19	Z18	LDD	RRC	-	TABLE	K
AND IY,HL	IY,HL	FD29	Z18	LDD	RRA	1F	J4	
AND IY								



Z80 CPU MICROPROCESSOR INSTANT REFERENCE CARD

LSD →

Single-Byte-Opcode to Instruction Conversion

Table mapping single-byte opcodes (0-FF) to instructions. Columns include opcode, instruction name, and operand details.

Multi-Byte-Opcode to Instruction Conversion

Table mapping multi-byte opcodes (e.g., ED40-EDFF) to instructions like ADD, SUB, CALL, etc.

Hex and Decimal Conversion

Hex and decimal conversion table with columns 0-15 and rows 0-F.

This card is not a promotional item. Please observe our copyright and replace any copies with plastic originals.

Numerics (© 1977) listed with the required written consent of Zilog, Inc. No part of this publication shall be reproduced in any form without written permission of Micro Logic, Inc. "Z80" and "Zilog" are trademarks of Zilog, Inc. with whom Micro Logic is not associated.

Powers of Two

Table of powers of two from 2^1 to 2^17.

Unsigned Comparisons

Table showing comparison results for A < B, A = B, A > B.

YES represents label for code to be executed if condition is true. Internally, A-B is computed to determine flags as for 'SUB B'.

ASCII Character Set

ASCII character set table with columns for MSD, LSD, and character codes.

Status Flags



S = Sign (MSB) of result
Z = 1 when result is Zero
H = Half carry from bit 3
P/V = 1 = Parity even for logic op or overflow for arithmetic op
N = 1 when last op was subtract (0 for add)
C = Carry (CY)

General Instruction Description (except shifts)

- ADC x, y: Add y+CY to x
ADD x, y: Add y to x
AND x, y: AND x to A
BIT b, x: Test bit b of x
CALL x, c: Call subroutine at x (push PC and jump to x)
CF: Complement carry flag
CFX: Complement carry flag
CP: Compare A with x (see "Unsigned Comparisons")
CPD: Compare A with (HL), DEC HL, DEC BC
CPDR: Like CPD, but repeat until A=(HL) or BC=0
CPI: Compare A with (HL), INC HL, DEC BC
CPIR: Like CPI, but repeat until A=(HL) or BC=0
CPL: Complement A (1's comp.)
DAA: Decimal adjust A (after add or sub of BCD data)
DEC x: Decrement x by 1
DI: Disable interrupts
DJNZ d: Decrement B; jump relative by d if B not zero
EI: Enable interrupts after next instruction
EXX: Exchange B, D, E, H, L with BC, DE, HL
HALT: Halt (wait for interrupt or reset)
IM x: Set interrupt mode to x
IN A, (n): Input port n into A (6)
IN r, (C): Input port (C) into r (7)
INC x: Increment x by 1
IND: Load (HL) from port (C); DEC B, DEC HL; (7)
INDR: Like IND, but repeat until B=0 (7)
INI: Load (HL) from port (C); DEC B, INC HL; (7)
INIR: Like INI, but repeat until B=0 (7)
JP c, x: Jump to location x if condition c is true
JP x, x: Jump to location x
JR c, d: Jump relative by d if condition c is true
JR d: Jump relative by d
LD x, y: Load x with y (move y to x)
LDD: Load (DE) with (HL), DEC DE, DEC HL, DEC BC
LDDR: Like LDD, but repeat until BC=0
LDI: Load (DE) with (HL), INC DE, INC HL, DEC BC
LDIR: Like LDI, but repeat until BC=0
NEG: Negate A (2's comp.)
NOP: No operation
OR x, y: OR x to A
OTDR: Like OUTD, but repeat until B=0 (7)
OTIR: Like OUTI, but repeat until B=0 (7)
OUT (C), r: Output r to port (C) (7)
OUT (n), A: Output A to port n (7)
OUTD: Output (HL) to port (C); DEC B, DEC HL; (7)
OUTI: Output (HL) to port (C); DEC B, INC HL; (7)
POP x: Pop x from top of stack updating SP
PUSH x: Push x onto top of stack updating SP
RES b, x: Reset bit b of x (to 0)
RET: Return from subroutine (pop PC)
RET c: Return from subroutine if condition c is true
RETI: Return from interrupt
RETN: Return from NMI (see "Interrupts")
RST x: Call subroutine at x (1 byte inst)
SBC x, y: Subtract y+CY from x
SCF: Set carry flag (to 1)
SET b, x: Set bit b of x (to 1)
SUB x: Subtract x from A
XOR x: XOR x to A

Interrupts and Reset

Falling edge sensitive NMI does a RST 66H regardless of IFF1, 2 (Interrupt Flip Flop).
If interrupts are enabled (IFF1=1), low level sensitive INT depends on mode:
MODE 0: Interrupting device puts instruction on bus (e.g. RST or CALL). Takes 2 extra time states.
MODE 1: Does a RST 3BH (Z13)
MODE 2: Location pointed to by INT is 87H.
and next hold vector of service subroutine, ivi (7 bit int vector index) is put on data bus by interrupting device (Z19).
IFF1 and IFF2 are both cleared by INT or DI. Both are set by EI. NMI clears IFF1. RETN loads IFF1 from IFF2 LD A,1 and LD A,R set P/V flag to IFF2. Reset sets PC=0, IFF1=IFF2=0, I=0, R=0, MODE=0.

Registers

Diagram of registers: A, F, A', F', I, R, B, C, B', C', INDEX IX, D, E, D', E', INDEX IY, H, L, H', L', STCK PTR SP, small-8 Bit, large-16 bit, PGRM CTR PC.



Example of reading instruction set tables: ADC A,A... ADC A,- entry says to see table, table shows opcode 8F, 4 states; and flag code 'A' which is defined under 'Flag Codes'.

Instruction Set

Main instruction set table with columns for instruction name, opcode, addressing mode, and flag codes.

Table showing instruction bit patterns for bits 0-7, with columns for A, B, C, D, E, H, L, (HL), (IX+d), (IY+d).

Table showing instruction bit patterns for RES 0-7, SET 0-7, and other instructions, with columns for A, B, C, D, E, H, L, (HL), (IX+d), (IY+d).

Table showing instruction bit patterns for RLC, RRC, RL, RR, SLA, SRA, SRL, with columns for A, B, C, D, E, H, L, (HL), (IX+d), (IY+d).

Flag Codes


Table for Flag Codes with columns C, Z, V, S, N, H and rows for various instructions.

Codes: 0: reset, 1: set, C: Carry\*, F: Footnote, H: Half carry\*, N: Add/Sub\*, P: Parity\*, S: Sign\*, U: Undefined, V: o'Overflow\*, Z: Zero\*, =: not affected

\* Indicated flag affected by result
(1)Z=1 iff B becomes 0
(2)PV=0 iff BC becomes 0
(3)PV=0 iff BC becomes 0 and Z=1 iff A=(HL)
(4)PV=IFF2
(5)Z=bit

Table showing instruction bit patterns for ADC A, ADD A, AND A, CP, OR, SBC A, SUB, XOR, LD A, LD B, LD C, LD D, LD E, LD H, LD L, LD HL, LD L, with columns for A, B, C, D, E, H, L, (HL), n, (IX+d), (IY+d).

Rotates and Shifts



Addressing

n n is immediate 8-bit data
aa aa is immediate 16-bit data or address to CALL, to JP to.
(aa) aa is address of data
(rrr) 16-bit reg rrr holds address of data or address to CALL or to JP to.
(n) n is port number.
(r) 8-bit reg r holds port number.
(IX+d) IX+d is address of data (d is a 1 byte signed displacement).
d In relative jumping, address to jump to is d + address of next instruction (d is signed).

Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus JP 1234H is: C3,34,12.

Intentionally Blank



M10033893817

Notes

- (1) 21 except 16 at termination
(2) 13 except 8 at termination
(3) 12 for success; 7 for failure
(4) 11 for success; 5 for failure
(5) 17 for success; 10 for failure
(6) A to A15, A8 and n to A7, A0
(7) B to A15, A8 and C to A7, A0
(8) See faster version of 'Rotate A' instructions

DO NOT PLACE ON HOT SURFACE

Copyrighted and published by Micro Logic Corp., POB 174, Hackensack, NJ 07402. Dealer, school, catalogue, club, premium, and OEM inquiries welcome. End user comments invited. Printed in U.S.A. World copyright. All rights reserved.

WHILE PREPARED WITH EXTREME CARE, THERE ARE NO WARRANTIES EXPRESSED OR IMPLIED AS TO MERCHANTABILITY OR FITNESS FOR PURPOSE.

AUTHOR JAMES D. LEWIS



AVAILABLE CARDS:  
Z80, 6502, 8048,  
8080/8085, 7400-TTL  
BASIC ALGORITHMS

MICRO LOGIC CORP.  
**MLC**  
HACKENSACK, NJ

# 6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO®  
**CHART**

## Hex to Instruction Conversion

LSD →																	
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0-	BRK	ORA				ORA	ASL		PHP	ORA	ASL			ORA	ASL		0-
1-	BPL	ORA				ORA	ASL		CLC	ORA				ORA	ASL		1-
2-	JSR	AND				AND	ROL		PLP	AND	ROL			AND	ROL		2-
3-	BMI	AND				AND	ROL		SEC	AND				AND	ROL		3-
4-	RTI	EOR				EOR	LSR		PHA	EOR	LSR			EOR	LSR		4-
5-	BVC	EOR				EOR	LSR		CLI	EOR				EOR	LSR		5-
6-	RTS	ADC				ADC	ROR		PLA	ADC	ROR			ADC	ROR		6-
7-	BVS	ADC				ADC	ROR		SEI	ADC				ADC	ROR		7-
8-		STA				STY	STA	STX		DEY		TXA		STY	STA	STX	8-
9-	BCC	STA				STY	STA	STX		TYA	STA	TXS			STA		9-
A-	LDY	LDA	LDX			LDY	LDA	LDX		TAY	LDA	TAX		LDY	LDA	LDX	A-
B-	BCS	LDA				LDY	LDA	LDX		CLV	LDA	TSX		LDY	LDA	LDX	B-
C-	CPY	CMP				CPY	CMP	DEC		INY	CMP	DEX		CPY	CMP	DEC	C-
D-	BNE	CMP				CMP	DEC		CLD	CMP				CMP	DEC		D-
E-	CPX	SBC				CPX	SBC	INC		INX	SBC	NOP		CPX	SBC	INC	E-
F-	BEQ	SBC				SBC	INC		SED	SBC				SBC	INC		F-
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

100%  
PLASTIC

## Memory Map

ZERO PAGE	0000
	00FF
DATA & STACK*	0100
	01FF
	0200
RAM I/O ROM	
NMI VECTOR	FFF9
RES VECTOR	FFFA&B
IRQ VECTOR	FFFC&D
	FFFE&F

\*In systems with < 512 bytes of RAM the hardware can ignore signal AB8, moving stack into page zero.

## Status Flags

MSB	LSB
NV	B D I Z C

N=negative result  
V=overflow  
B=BRK instruction  
D=decimal mode  
I=IRQ disable  
Z=zero result  
C=carry=borrow

Note: above is true when flag = 1.

Overflow normally signifies arithmetic result is out of range.

When D=1, only ADC and SBC use decimal (BCD) arithmetic.

## Effect on Flags

	NV	B	D	I	Z	C
ADC	NV	-	-	-	Z	C
AND	N	-	-	-	Z	-
ASL	N	-	-	-	Z	C
BIT	NV	-	-	-	Z	C
BRK	-	-	-	1	-	-
CLC	-	-	-	-	-	0
CLD	-	-	-	-	0	-
CLI	-	-	-	-	0	-
CLV	0	-	-	-	-	-
CMP	N	-	-	-	Z	C
CPX	N	-	-	-	Z	C
CPY	N	-	-	-	Z	C
DEC	N	-	-	-	Z	-
DEX	N	-	-	-	Z	-
DEY	N	-	-	-	Z	-
EOR	N	-	-	-	Z	-
INC	N	-	-	-	Z	-
INX	N	-	-	-	Z	-
INY	N	-	-	-	Z	-
LDA	N	-	-	-	Z	-
LDX	N	-	-	-	Z	-
LDY	N	-	-	-	Z	-
LDI	0	-	-	-	-	Z
LDR	0	-	-	-	-	Z
ORA	N	-	-	-	Z	-
PLA	N	-	-	-	Z	-
PLP	NV	-	B	D	I	Z
ROL	N	-	-	-	Z	C
ROR	N	-	-	-	Z	C
RTI	NV	-	B	D	I	Z
RTN	NV	-	-	-	Z	C
SEC	-	-	-	-	-	1
SED	-	-	-	-	-	1
SEI	-	-	-	-	-	1
TAX	N	-	-	-	Z	-
TAY	N	-	-	-	Z	-
TSX	N	-	-	-	Z	-
TXA	N	-	-	-	Z	-
TYA	N	-	-	-	Z	-

- ① If in decimal mode Z flag is invalid.
  - ② N = data bit 7  
V = data bit 6  
Z = AND result
  - ③ C = borrow
- Note: unlisted instructions have no effect on flags.

## Addressing Modes

Note: Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP \$1234 is: 4C 34 12

FORM	ADDRESSING	DESCRIPTION
nn	Absolute	Location nn holds data.
nn,X	Absolute X	Location nn+X holds data.
nn,Y	Absolute Y	Location nn+Y holds data.
A	Accumulator	Accumulator holds data.
#n	Immediate	n is data.
(n,X)	Ind X	Location n+X and next of page 0 hold address of data.**
(n), Y	Ind Y	Address of data is Y + address held by location n and next of page 0.**
(nn)	Indirect	Location nn and next hold address to jump to.**
n	Relative	Address to jump to is n + address of next instruction, with n treated as a signed number.
n	Zero Page	Location n of page 0 holds data.
n,X	Zero Page X	Location n+X of page 0 holds data.
n,Y	Zero Page Y	Location n+Y of page 0 holds data.

\*n+X is computed discarding any carry.  
\*\*2 bytes must not cross page boundary.

## ASCII Character Set

	MSD	0	1	2	3	4	5	6	7
LSD	000	001	010	011	100	101	110	111	
0	0000	NUL	DLE	SP	0	@	P	'	p
1	0001	SOH	DC1	!	1	A	Q	a	q
2	0010	STX	DC2	"	2	B	R	b	r
3	0011	ETX	DC3	#	3	C	S	c	s
4	0100	EOT	DC4	\$	4	D	T	d	t
5	0101	ENQ	NAK	%	5	E	U	e	u
6	0110	ACK	SYN	&	6	F	V	f	v
7	0111	BEL	ETB	'	7	G	W	g	w
8	1000	BS	CAN	(	8	H	X	h	x
9	1001	HT	EM	)	9	I	Y	i	y
A	1010	LF	SUB	*	:	J	Z	j	z
B	1011	VT	ESC	+	; K	[	[	[	[
C	1100	FF	FS	<	L	\	\	\	\
D	1101	CR	GS	=	M	] m	] m	] m	] m
E	1110	SO	RS	>	N	^ n	^ n	^ n	^ n
F	1111	SI	US	/	? O	- o	- o	- o	- o

## Interrupts

IRQ is low level sensitive. NMI is falling edge sensitive. Reset sets I=1.

Interrupts are processed by:

- Push PC of unexecuted instruction.
- Push P.
- I=1.
- Jump via appropriate vector.

## Miscellaneous

S points to next free byte of stack.

Stack push decrements S.

In pushing PC, high byte is pushed first.

Pre 6/76 chips have no ROR instruction.

65XX is a totally software compatible family.

This card is based on specifications from MOS Technology, Inc.

## Abbreviations

B = number of Bytes  
C = number of Cycles, also Carry.

n = 1 byte quantity  
nn = 2 byte quantity

IRQ = Interrupt ReQuest  
NMI = Non Maskable Interrupt  
RES = RESet  
XOR = eXclusive OR  
(00>0 01>1 10>1 11>0)

A.P.S.X.Y.PC=see "Registers"  
N.V.B.D.I.Z.C = see "Status Flags"  
#\$(%)(); = see "Assembler Symbols"

## Registers

A	ACCUMULATOR
Y	Y INDEX REG
X	X INDEX REG
PC	PROGRAM COUNTER
S	STACK PNTR
P	FLAGS

A, Y, X, S, P = 1 byte.  
Only PC is 2 bytes.

## Unsigned Comparisons

example: CMP #n	
A < n	BCC YES
A = n	BEQ YES
A > n	BCC NO
A ≥ n	BNE YES
A ≥ n	BCC YES
A ≠ n	BNE YES
A < n	BCC YES
A < n	BEQ YES


YES represents label for code to be executed if condition is true. For > & <, test requires both instructions.

Internally, A-n is computed to determine N,Z,C flags.

## Hex and Decimal Conversion

LSD →																
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	1
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	2
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	3
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	4
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	5
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	6
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	7
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	8
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	9
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	A
B	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	B
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	C
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	D
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	E
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	F
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

## 6502 Pins



INSTANT  
ACCESS

© 1980  
FOR SALE